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ABSTRACT
DESIGN OF A 2.4 GHZ CMOS LNA FOR BLUETOOTH LOW ENERGY
APPLICATION USING 45 NM TECHNOLOGY
by Chin-To Hsiao
With the increasing need for the Internet of things (IoT), Bluetooth low energy (BLE)
technology has become a popular solution for wireless devices. The purpose of this thesis
was to design a complementary metal-oxide-semiconductor (CMOS) low noise amplifier
(LNA) for the Bluetooth low energy (BLE) front-end circuit. Forty-five nm CMOS
technology was chosen for the design. The schematic was implemented in Cadence
Virtuoso Schematic XL using the generic processing design kit (GPDK) 45 nm library
and was simulated using Analog Design Environment (ADE). The LNA presented in this
thesis achieved the lowest power consumption of 1.01 mW with a supply of 1 V. The
LNA provided a reasonable gain which was 14.53 dB. Although the third-order input
intercept point (IIP3) was low, which was -10.67 dBm, the noise figure (NF) achieved the
lowest value, which was 0.98 dB at the center frequency of 2.44 GHz. This thesis
emphasizes that CMOS RF front-end design, amplifier’s gain, linearity, and NF play
critical roles in defining the circuit’s performance.
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Chapter 1
Introduction
Complementary metal-oxide-semiconductor (CMOS) technology has become popular
in wireless applications since the scaling of technology has become smaller, highly
integrable, and more affordable. In recent years, wireless technology has been
implemented in cosmopolitan applications, not just for consumer electronics, but
healthcare sensors such as body temperature and heart rate sensors. Bluetooth low energy
(BLE) technology has been implemented in this new trend of instant body information
monitoring using portable and wireless devices. The BLE technology that is applied in
many electronic devices consumes less power in comparison to classic Bluetooth (BT).
There are ways to improve the energy efficiency of BLE devices. The first step is
understanding the physical layer of the design. The next step is to optimize the circuit
design such that it gives better performance in terms of power consumption. In BLE’s
physical layer, the front-end receiver circuit plays a major role in passing the analog
signals received through many stages. This thesis concentrates on the initial design stage
of the front-end circuit. The purpose was to minimize power consumption and satisfy
BLE standards.
The first stage of the BLE front-end receiver circuit is the low noise amplifier (LNA).
An LNA design can be divided into five different parts: topologies, input matching
network, source degeneration feedback circuit, biasing circuit, and output matching
network. Generic processing design kit (GPDK) 45 nm processing technology was used
to implement the circuit. Additionally, the key to successfully designing an LNA involves

1

understanding performance parameters and the resistors, inductors, and capacitors (RLC)
circuit theory.
Finally, comparing this thesis to other work is necessary to reevaluate the performance
of the LNA circuit. Improvement of the LNA design can be easily seen via power
consumption parameters and other key factors such as gain and linearity.

2

Chapter 2
Bluetooth Technology
2.1

Introduction

With the increasing need for the Internet of things (IoT) in daily lives, BT technology
has become a popular solution for portable devices [1]. It is used in mobile phones,
medical sensors, and many other consumer electronics. The main reason that BT was the
best candidate for IoT compared to other wireless devices was the introduction of the
energy saving feature, BLE.
2.2

Key Factors of BLE

The key elements that allow BLE to have the lowest cost possible are the industrial,
science, and medical (ISM) band, IP license, and low power [2]. One major advantage of
using the ISM band is that a permit or fee is not required, although it must follow a
specific power requirement for data transmission. The maximum power fed into the
antenna must be lower than 30 dBm (equivalent to 1W) [2]. The BT special interest
group (SIG) provides a reasonable price for an IP license, which is relatively lower than
other competitors [2]. The cost of the license can be reduced, because an increasing
number of customers and users are supporting BLE devices.
Low power is necessary for mobile devices because consumers are expected to use the
devices for extended periods without charging or changing the power source. Making a
sustainable device requires more energy storage, low power consumption, or both.
However, the energy storage in the device demands additional space. The large device
size also meant that manufacturing costs were higher, so increasing the energy storage
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was an inefficient solution for long-period usage. Therefore, lowering the power of the
device not only reduces manufacturing cost but also improves battery usage. Since more
power is needed for the device, more space is preserved for the power source or battery.
Even though low power is suitable for the device, sometimes the device needs to
operate at high speeds for some specific applications. Therefore, BT version 4.0 was
introduced to combine the needs of different usage modes, which led to a solution that
allowed for BT to have three operation modes.
2.3

Operation Modes

After BT had evolved to version 4.0, it had three different modes, which are classic
BT, BLE, and dual-mode [3]. The Bluetooth Smart Ready mark represents the dualmode, the Bluetooth mark represents the classic BT mode, and the Bluetooth Smart mark
represents BLE mode [4].
Classic BT was initially designed to connect two devices at a short distance for
transferring data, such as linking mobile phones to computers. Furthermore, the
application was improved to not only transfer data but also to stream audio and video.
This improvement provided a robust wireless connection between devices ranging from
smartphone and car audio devices to industrial controllers and medical sensors. However,
BLE became a more power efficient and cost effective solution for many of these
applications.
When comparing BLE to classic BT, the main difference is power dissipation. The
BLE devices manage to operate for extended periods of time. This advantage is beneficial
in machine to machine (M2M) communication because it can last for years without
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changing the power source once the BLE device is placed in the machine. However, to
achieve this goal, the data transmission rate must be sacrificed in exchange for low power
dissipation [5].
BLE devices slow down the data transfer rate, though it effectively decreases the
power consumption. Unlike classic BT devices, BLE devices do not need to be at the
highest speed possible. For example, while one uses the smartphone to switch on the air
conditioner and adjust the room temperature, these applications do not have significant
data to transfer. It simply needs to send the package containing “power on” and
“increase/decrease temperature” from the transmitter to the receiver. On the other hand,
while one uses a smartphone to stream television through a BT connection, it is not a
simple package containing a single command; instead, it can be a high definition (HD)
video or high quality (HQ) music file that must be smoothly played on television.
Otherwise, the user will never replace the wired connection with wireless.
2.4

Summary

Chapter 2 discussed the specifications of BT and BLE. The structure of BLE is
slightly different from the structure of BT because of the low energy requirements. The
ISM band, IP license, and low power are key elements that allow BLE to have the lowest
cost possible. The design of BLE was introduced to have an overview of the technology
that is utilized in this paper.
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Chapter 3
RF Circuit Theory
3.1

Introduction

An RF circuit’s characteristics are significantly affected by passive components such
as resistors, inductors, and capacitors (RLC). Within the RF circuit, the RLC plays an
important role in matching networks. Matching networks consist of passive components
which are necessary to eliminate the unwanted effects of RLC. Additionally, maximum
power transfer can be achieved using different matching networks.
3.2

RLC Network

Different from other digital circuits, the value of RLC in RF circuits must be
extremely precise due to the sensitivity of the frequency response. A slight change of the
RLC circuit within the RF circuit can cause a considerable effect that ruins the expected
performance. Therefore, the following section comprises a review of the RLC network,
which is necessary to design an LNA’s matching circuit.
3.2.1

Parallel RLC

The RLC parallel circuit, shown in Figure 3-1, illustrates that the total impedance
(Zin) can be expressed as Equation 3.1 [6].

Figure 3-1 RLC parallel circuit with voltage source V. Adapted from [6]
6

𝑍𝑖𝑛 =

1
1
1
+ 𝑗𝜔𝐶 +
= 𝐺 + 𝑗(𝜔𝐶 −
)
𝑅
𝑗𝜔𝐿
𝜔𝐿

(3.1)

According to Equation 3.1, the circuit is applied to the DC source, which means that
the frequency is zero. Ideally, the impedance for capacitor (C) will become infinitely
large, as an open circuit, and the impedance of inductor (L) is zero, as a short circuit.
When the circuit is applied to the AC source with an extremely high frequency, then the
dominant impedance will be L, as an infinite value, and C, as a value close to zero. The
objective of distinguishing high and low frequencies is to determine when the C and L
impedances cancel out one another. The point at which the C and L values cancel each
other out is also called resonant frequency, which can be calculated by Equations 3.2 and
3.3 [6].
(𝜔0 𝐶 −

1
)=0
𝜔0 𝐿

𝜔0 =

1
√𝐿𝐶

(3.2)

(3.3)

where 𝜔0 is resonant frequency.
Impedance will be equal to G in Equation 3.1 at the resonant frequency; however, the
current flow through either capacitor or inductor can be relatively large. This outcome is
the sign of downward impedance transformation [6]. To further discuss this phenomenon,
the quality factor (Q) must be introduced to elaborate on this effect.
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3.2.2

Quality Factor (Q)

Instead of resonant frequency, Q is the parameter used to discover the characteristics
and performance of the circuit. The most basic definition is embodied in Equation 3.4 [6].
𝑄 = 𝜔×

𝐸𝑛𝑒𝑟𝑔𝑦 𝑆𝑡𝑜𝑟𝑒𝑑
𝐴𝑣𝑒𝑟𝑎𝑔𝑒 𝑃𝑜𝑤𝑒𝑟 𝐷𝑖𝑠𝑠𝑖𝑝𝑎𝑡𝑒𝑑

(3.4)

where 𝜔 is angular frequency.
Quality factor (Q) is dimensionless and is proportional to the ratio of energy stored in
power dissipation. It is convenient for circuit analysis that one does not need to calculate
a specific component’s energy, since finding the stored energy of a specific capacitor or
inductor can be a difficult task. Therefore, Q is a handy parameter for resonant and nonresonant systems.
At resonant frequency, the total voltage supply V in Figure 3-1 can be expressed as
I𝑖𝑛 𝑅. The total energy of the circuit can be calculated by Equation 3.5 [6].
𝐸𝑇 =

1
𝐶(𝐼𝑝 𝑅)2
2

(3.5)

where 𝐼𝑝 is the peak current value.
The average power (𝑃𝑎𝑣 ) is relatively straightforward to find since the effect of the
capacitor and inductor cancel out each other, as shown in Equation 3.6.
𝑃𝑎𝑣 =

1 2
𝐼 𝑅
2 𝑝

(3.6)

As a result, factor Q can be presented as Equation 3.7 at the resonant frequency.
1

2
𝐸𝑇
1 2 𝐶(𝐼𝑝 𝑅)
𝑅
𝑄 = 𝜔0
=
=
1
𝑃𝑎𝑣 √𝐿𝐶
𝐼 2𝑅
√𝐿/𝐶
2 𝑝
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(3.7)

Additionally, the impedances of capacitor (𝑋𝐶 ) and inductor (𝑋𝐿 ) are identical as
shown in Equation 3.8.
|𝑋𝑐 | = |𝑋𝐿 | = 𝜔0 𝐿 =

𝐿
√𝐿𝐶

=√

𝐿
𝐶

(3.8)

𝐿

Since the √𝐶 is known as the impedance of the capacitor and the inductor, Equation
3.7 can be rewritten as Equation 3.9.
𝑄=
3.2.3

𝑅
𝑅
= 𝜔0 𝑅𝐶 =
|𝑍𝐿,𝐶 |
𝜔0 𝐿

(3.9)

Series RLC

The RLC series circuit, as shown in Figure 3-2, illustrates that the total impedance
(Zin) can be expressed as Equation 3.10 [7].

Figure 3-2 RLC series circuit with voltage source V. Adapted from [6]

𝑍𝑖𝑛 = 𝑅 + 𝑗𝜔𝐿 +

1
1
= 𝑅 + 𝑗(𝜔𝐿 −
)
𝑗𝜔𝐶
𝜔𝐶
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(3.10)

When the circuit operates at a resonant frequency, the Zin is the smallest value, which
is R. The Q in the RLC series circuit can also be calculated by Equations 3.11 and 3.12,
which are the reciprocal forms of Equations 3.7 and 3.9, respectively.
√𝐿/𝐶
𝑅

(3.11)

𝜔0 𝐿
1
=
𝑅
𝑅𝐶𝜔0

(3.12)

𝑄=
𝑄=
3.2.4

Power Transfer

Power gain operates sufficiently at a low frequency. However, the power gain is
usually deficient because of the power loss that occurs when transferring from one stage
to the other. Therefore, RF circuit design should focus on impedance transforming.
Assuming that the RF circuit is a simple voltage source with a source impedance and a
load impedance, as shown in Figure 3-3.

Figure 3-3 Simplified RF circuit as an RLC series circuit. Adapted from [6]
The source impedance (𝑍𝑠 ) can be written as resistor (𝑅𝑠 ) in series with an impedance
(𝑋𝑠 ) while the load impedance can be presented as 𝑅𝐿 and 𝑋𝐿 . In order to have the
maximum power transfer, load power can be presented as Equation 3.13 [6].

10

𝑃𝐿 =

𝑉𝐿2
𝑅𝐿 𝑉𝑠2
=
𝑅𝐿 (𝑅𝐿 + 𝑅𝑠 )2 + (𝑋𝐿 +𝑋𝑠 )2

(3.13)

In this content, the maximum power transfer will happen when 𝑋𝑠 and 𝑋𝐿 cancel each
other out. Furthermore, 𝑅𝑠 must be equal to 𝑅𝐿 to minimize the power loss. In order to do
so, the following sections, from 3.2.5 to 3.2.7, are three universal ways to match the
impedance and optimize the power transmission.
3.2.5

𝑳-match Circuit

Before considering the L-match circuit, one must be equipped with the concept of
parallel and series impedance circuit transformation, as shown in Figure 3-4. The
transformation of impedance 𝑍𝐴𝐵 can be derived by Equations 3.14 and 3.15 [8].

Figure 3-4 Parallel to series circuit transformation. Adapted from [8]

1

𝑅𝑃 = 𝑅𝑠 (𝑄 2 + 1)

(3.14)

𝑄2 + 1
𝑋𝑃 = 𝑋𝑠 (
)
𝑄2

(3.15)

1

Where 𝑋𝑃 = 𝜔𝐶 and 𝑋𝑆 = 𝜔𝐶 , these two transform equations will provide the critical
𝑃

𝑆

concept to understand the L-match circuit. In the L-match circuit, the load impedance can
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be presented as upward or downward, as shown in Figure 3-5. Both 𝑅𝑆 and 𝑅𝑃 can be
transformed into each other using Equation 3.16 [6].

(b)

(a)

Figure 3-5 L-match circuit (a) upward (b) downward. Adapted from [6]
𝑅𝑃 = 𝑅𝑠 (𝑄 2 + 1)
Since 𝑅𝑠 is in parallel with C, the 𝑄 = (𝜔

1
0 𝑅𝑠 𝐶

(3.16)

). Also, assume the 𝑄 2 is greater than 1

to simplify the equation. The approximate value of 𝑅𝑃 can be rewritten as Equation 3.17.
𝑅𝑃 ≅

1 𝐿
𝑅𝑠 𝐶

(3.17)

From Equation 3.16, 𝑄 can also be rewritten in terms of the ratios of 𝑅𝑠 and 𝑅𝑃 as
Equation 3.18. The

𝑅𝑃
𝑅𝑠

is also known as transformation ratios [6].

𝑄≅√

𝑅𝑃
𝑅𝑠

(3.18)

Finally, because the impedance conjugate matches, two reactances do not vary much
during the transformation. Thus, changing the position of the inductor and capacitor will
not affect the circuit significantly. This conclusion is helpful when facing the impedance
matching problems; the designers can manipulate the position of impedances to
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implement the high-pass or low-pass circuit. When the circuit operates at high frequency,
Figure 3-5 reacts as an open circuit. Therefore, these two circuits are used as the low-pass
circuit. For high-pass circuit application, all that should occur is switching the positions
of capacitor and inductor, as shown in Figure 3-6.

(b)
(a)
Figure 3-6 High-pass L-match circuit (a) upward (b) downward. Adapted from [6]

3.2.6

𝝅-match Circuit

The π-match circuit is introduced to improve the limitation of L-match circuit. The
limitations can be specified into three parts which are center frequency, impedance
transformation ratio, and Q [6]. L-match circuit has only two components to manipulate
these three limitations. However, π-match circuit adds one more component to give the
designers more freedom to optimize the circuit, as shown in Figure 3-7.

Figure 3-7 π-match circuit with one inductor, one resistor, and two capacitors. Adapted
from [6]
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As the previous section showed the characteristics of L-match circuit, Figure 3-7 can
be separated into two parts which are upward L-match and downward L-match circuit, as
shown in Figure 3-8.

Figure 3-8 π-match circuit using two back to back L-match circuits. Adapted from [6]
The parallel resistor 𝑅𝑃 is not in the same path as inductor 𝐿2 which consequently
makes it difficult to observe the resonant effect. The parallel and series impedance circuit
transformation technique is used to transform the 𝑅𝑃 and 𝐶2 to 𝑅𝐼 and 𝐶2𝑆 , as shown in
Figure 3-9.

Figure 3-9 Transformation from 𝑅𝑃 and 𝐶2 to 𝑅𝐼 and 𝐶2𝑆
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The 𝐿2 and 𝐶2𝑆 cancel each other out due to the resonant effect, so the resistance
observed from node CD is 𝑅𝐼 . Based on Equation 3-13, the simple RLC series circuit is
seen from node CD. The 𝑄𝐶𝐷 can be presented in terms 𝑅𝐼 and 𝑅𝑃 as shown in Equation
3.19.
𝑄𝐶𝐷 =
where the

𝑅𝑃
𝑅𝐼

𝜔 0 𝐿2
𝑅𝑃
=√ −1
𝑅𝐼
𝑅𝐼

(3.19)

is the transformation ratio.

When considering the circuit from node AB, the circuit can be further simplified as
shown in Figure 3-10. Similar to the previous section, all the components must be on the
same path, which is either series or parallel. Therefore, the circuit shown in Figure 3-10
(a) can be transformed to Figure 3-10 (b) to find the final equation for the π-match
circuit. The 𝑅𝑖𝑛 can be written in terms of 𝑅𝐼 , as shown in Equation 3.20, and the 𝐿1𝑃 can
expressed in terms of 𝐿1 , as shown in Equation 3.21 [6].
2
𝑅𝑖𝑛 = 𝑅𝐼 (𝑄𝐴𝐵
+ 1)

(3.20)

2
(𝑄𝐴𝐵
+ 1)
2
𝑄𝐴𝐵

(3.21)

𝐿1𝑃 = 𝐿1

(b)
(a)
Figure 3-10 Transformation from (a) RL series circuit to (b) RL parallel circuit. Adapted
from [6]
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The 𝑄𝐴𝐵 can be derived from Equations 3.20 and 3.21 as shown in Equation 3.22.
𝑄𝐴𝐵 =

𝜔0 𝐿1
𝑅𝑖𝑛
=√
−1
𝑅𝐼
𝑅𝐼

(3.22)

The overall network 𝑄𝑜𝑣 is a summary of 𝑄𝐴𝐵 and 𝑄𝐶𝐷 as shown in Equation 3.23.
𝑄𝑜𝑣 = 𝑄𝐴𝐵 + 𝑄𝐶𝐷 =

𝜔0 (𝐿1 + 𝐿2 )
𝑅𝑖𝑛
𝑅𝑃
=√
−1+√ −1
𝑅𝐼
𝑅𝐼
𝑅𝐼

(3.23)

Additionally, the inductor 𝐿1 + 𝐿2 and capacitors 𝐶1 and 𝐶2 can be found by Equations
3.24, 3.25, and 3.26.
𝐿1 + 𝐿2 =

𝑄𝑜𝑣
𝜔0 𝑅𝐼

(3.24)

𝐶1 =

𝑄𝐴𝐵
𝜔0 𝑅𝐼

(3.25)

𝐶2 =

𝑄𝐶𝐷
𝜔0 𝑅𝑃

(3.26)

Lastly, the most common reason for using a π-match circuit is to improve the effect of
parasitic capacitors [6]. To estimate the bandwidth and operating frequency, designers
must know the impedance of the network. However, the parasitic capacitors are the
invisible and inevitable factor that keeps affecting the circuit. The π-match circuit can
absorb most of the parasitic capacitors into the network. Therefore, with the purpose to
ensure the bandwidth and operating frequency remain robust, the π-match circuit is
conveniently applied to the circuit.
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3.2.7

𝑻-match Circuit

Another method to match the impedance is T-match circuit, as shown in Figure 3-11
(a). It shares the same concept of connecting two L-match circuits back to back. The
capacitor 𝐶 can be viewed as two parallel capacitors, 𝐶1 and 𝐶2 , as shown in Figure 3-11
(b). The fundamental formula of 𝑄, 𝐶, and 𝐿 for T-match circuit can be derived from the
π-match circuit, as shown in Equations 3.27, 3.28, 3.29, and 3.30 [6].

(a)
(b)
Figure 3-11 Transformation from (a) T-match circuit to (b) two back to back L-match
circuits. Adapted from [6]

𝑄𝑜𝑣 = 𝑄𝐴𝐵 + 𝑄𝐶𝐷 = 𝜔0 𝑅𝐼 (𝐶1 + 𝐶2 ) = √

𝐶1 + 𝐶2 =

𝑅𝐼
𝑅𝐼
−1+√ −1
𝑅𝑖𝑛
𝑅𝑆

𝑄𝑜𝑣
𝜔0 𝑅𝐼

(3.27)
(3.28)

𝐿1 =

𝑄𝐴𝐵 𝑅𝑖𝑛
𝜔0

(3.29)

𝐿2 =

𝑄𝐶𝐷 𝑅𝑆
𝜔0

(3.30)

T-match circuits are used mainly when the voltage source and the load are inductive.
The matching circuit can absorb the parasitic inductors to the matching network.
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3.3

Summary

Understanding the characteristics of RLC circuits is vital to calculating the input and
output impedance of the network. In LNA design, input and output matching networks
are essential for transferring data. In order to obtain the maximum power transfer,
constructing a matching network is neccesary, since it leads to minimum loss allowing for
more efficiency.
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Chapter 4
2-Port Network, Bandwidth, and Noise
4.1

Introduction

In Chapter 4, the 2-port network, bandwidth, and noise are introduced. S-parameter
provides the standards that define the performance of the network, such as gain and
reflection rate. S-parameter can be derived from a 2-port network using simple current,
voltage, and impedance relationship. The bandwidth estimation technique’s purpose is to
ensure that the RF circuit performs at the desired operation frequency. Also, the different
types of undesired signal, noise, will be introduced.
4.2

2-port Network

The 2-port network is a universal way to analyze an RF circuit [9]. A “black box” is
used to represent a 2-port network, as shown in Figure 4-1. This network does not discuss
the details inside the box, but the applied voltage and current flow to port 1 and port 2, as
shown in Equations 4.1 and 4.2. In this case, based on the values observed from the
network, the characteristics of the circuit can be found without analyzing the whole
circuit.
𝐼1 = 𝑌11 𝑉1 + 𝑌12 𝑉2

(4.1)

𝐼2 = 𝑌21 𝑉1 + 𝑌22 𝑉2

(4.2)
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Figure 4-1 2-port network with voltage source V1 and V2

4.2.1

Y-parameters

Y-parameters are called short-circuit admittance parameters [9]. In Figure 4-1, 𝑉1 and
𝑉2 are selected as independent variables and 𝐼1 and 𝐼2 are dependent variables. Some
analysis was needed to define the four parameters: 𝑌11 , 𝑌22 , 𝑌12 , and 𝑌21 . Each individual
analysis was made with respect to one port of the network triggered by a voltage source.
Simultaneously, the other port is short circuited, as shown in Equations 4.3, 4.4, 4.5, and
4.6 [9]. Y-parameters express the port currents in terms of port voltages.
𝑌11 =

𝐼1
|
𝑉1 𝑉2 =0(Input admittance with port 2 shorted)

𝑌22 =

𝐼2
|
𝑉2 𝑉1 =0(Output admittance with port 1 shorted)

(4.4)

𝑌12 =

𝐼1
|
𝑉2 𝑉1 =0(Reverse transfer admittance with port 1 shorted)

(4.5)

𝑌21 =

𝐼2
|
𝑉1 𝑉2 =0(Forward transfer admittance with port 2 shorted)

(4.6)

(4.3)

If 𝐼1 and 𝐼2 are selected as independent variables and 𝑉1 and 𝑉2 are taken as dependent
variables, the network can be distinguished using two linear equations as shown in
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Equations 4.7 and 4.8. However, Z-parameter sets provide the same information about a
network.

4.2.2

𝑉1 = 𝑍11𝐼1 + 𝑍12 𝐼2

(4.7)

𝑉2 = 𝑍21 𝐼1 + 𝑍22 𝐼2

(4.8)

S-parameters

Scattering parameters, which are also known as S-parameters, are a parameter set that
relays information on traveling waves. These waves are scattered or reflected when an nport network is introduced to a transmission line [10]. S-parameter is widely used to
analyze transistor circuits, amplifiers, and other active devices. For example, they are
usually measured with RF circuits and the instrument is embedded between a 50 Ω load
and source [11].
S-parameters are a common way to describe a network. Unlike terminal voltages and
currents, the traveling waves do not change in comparison to the magnitude at terminals
along a transmission line [10]. S-parameters can then be measured on a wireless device
located at a certain distance. The distance from the measurement transducers provide the
measuring device for transmission lines.
The 2-port network is used to define S-parameters as shown in Figure 4-2. The
variables 𝑎1 and 𝑎2 are normalized incident voltages, as shown in Equations 4.9 and 4.10
[10].
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Figure 4-2 2-port network with incident waves (a1, a2) and reflected waves (b1, b2) used
in s-parameter definitions. Adapted from [10]

𝑎1 =

𝑎2 =

𝑉1 + 𝐼1 𝑍0
2√𝑍0
𝑉2 + 𝐼2 𝑍0
2√𝑍0

=

=

voltage wave incident on port 1
√𝑍0
voltage wave incident on port 2
√𝑍0

=

=

𝑉𝑖1
√𝑍0
𝑉𝑖2

(4.9)
(4.10)

√𝑍0

where 𝑍0 refers to a single positive real impedance.
While the dependent variables 𝑏1 and 𝑏2 are normalized reflected voltages, as shown
in Equations 4.11 and 4.12.
𝑏1 =

𝑏2 =

𝑉1 − 𝐼1 𝑍0
2√𝑍0
𝑉2 − 𝐼2 𝑍0
2√𝑍0

=

=

voltage wave reflected on port 1
√𝑍0
voltage wave reflected on port 2
√𝑍0

=

=

𝑉𝑟1
√𝑍0
𝑉𝑟2

(4.11)
(4.12)

√𝑍0

The equations that represent the 2-port network are Equations 4.13 and 4.14.
𝑏1 = 𝑆11 𝑎1 + 𝑆12 𝑎2

(4.13)

𝑏2 = 𝑆21 𝑎1 + 𝑆22 𝑎2

(4.14)

Finally, the S-parameters are defined by Equations 4.15, 4.16, 4.17, and 4.18.
𝑆11 =

𝑏1
|
𝑎1 𝑎2 =0(Port 1 reflection with port 2 terminated by a match load 𝑍𝐿=𝑍0)
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(4.15)

𝑏2
|
𝑎2 𝑎1 =0(Port 2 relection rate with port 1 terminated by a matched load)

(4.16)

𝑆12 =

𝑏1
|
𝑎2 𝑎1 =0(Reverse transmission gain with port 1 terminated in a matched load)

(4.17)

𝑆21 =

𝑏2
|
𝑎1 𝑎2 =0(Forward transmission gain with port 2 terminated in a matched load)

(4.18)

𝑆22 =

S-parameters 𝑆11 and 𝑆22 are identical to optical reflection coefficients; 𝑆12 and 𝑆21
are identical to optical transmission coefficients. Overall, S-parameters help designers to
predict circuit behavior in terms of the desired performance.
The above-mentioned relationship which was between reflection coefficient and
impedance is the primary deciding factor of the Smith chart transmission line calculator.
Subsequently, the reflection coefficients 𝑆11 and 𝑆22 can be plotted on Smith charts.
These parameters can then be converted directly to impedance and easily manipulated to
determine matching networks for optimizing circuit design.
4.2.3

Smith Chart

The Smith chart is a common way to apply impedance matching on a transmission
line, it also shows the reflectances on the chart. The reflection coefficients can be
presented regarding impedance as shown in Equation 4.19 [6][12]. The equation can be
rewritten regarding normalized load impedance 𝑍𝑛𝐿 .
𝑍𝐿
𝑍

Γ = 𝑍𝐿0
𝑍0

−1
+1

=

𝑍𝑛𝐿 − 1
𝑍𝑛𝐿 + 1

(4.19)

In Equation 4.19, the relationship between impedance and Γ are a map of one complex
number to another. It is also called bilinear transformation since the ratio of the two
functions are linear. An essential concept of bilinear transformation is that a line on the
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map can be considered as a circle with infinite radius [6][12]. As shown in Figure 4-3, the
unit circle in the Γ-plane maps into lines representing an imaginary axis in the Z-plane.

Figure 4-3 Mapping of circles in 𝛤-plane to constant-resistance lines in Z-plane. Adapted
from [6]
Lines of constant reactance are orthogonal to lines of constant resistance in the Zplane, and this orthogonality is preserved in the mapping. We can expect constantreactance lines to transform into circular arcs, as shown in Figure 4-4. The Smith chart is
the plotting of both constant-resistance and constant-reactance contours in the Γ-plane
without the explicit presence of the Γ-plane axis.

Figure 4-4 Mapping of contours in 𝛤-plane to constant-reactance lines in Z-plane.
Adapted from [6]
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The Smith chart can be found on computer aided design (CAD) tools to help designers
see the matching problem clearly and easily.
4.3

Bandwidth

Bandwidth is another critical factor in circuit design, especially for RF circuits.
Different wireless products must work at various frequencies. For example, the frequency
band for Bluetooth technology is from 2.4000 GHz to 2.4835 GHz [3]. Using hand
calculations to estimate the bandwidth of an RF circuit is a difficult job that requires one
to find not only the peak frequency (f𝑝𝑒𝑎𝑘 ), but also the −3dB point of the circuit, as
shown in Figure 4-5. In order to find these values, the total impedance of the circuit must
be established first. The total impedance takes into consideration the input, output, and
any other voltage sources in the circuit. It is more difficult to find the impedance at each
node in the circuit because there are many parasitic capacitors and on/off chip inductors.
However, the conventional way to find the impedance is called open-circuit time constant
(OTC), also known as zero value time constant [6].

Figure 4-5 Bandwidth diagram example with −3𝑑𝐵 points and peak frequency 𝑓𝑝𝑒𝑎𝑘
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OCT allows designers to estimate the bandwidth of a system by inspection from
nodes; however, this method is an ineffective way of precision estimation and depends
heavily on processing technology. The processing technology is used with regards to
manufacturing quality and precision. One major advantage of OCT is to indicate the
elements that are responsible for bandwidth limitations [6].
All-pole transfer functions are needed to discuss the OCT, assuming that a system
function can be written as Equation 4.20 [6].
V𝑜 (𝑠)
𝑎0
=
𝑉𝑖 (𝑠) (𝜏1 𝑠 + 1)(𝜏2 𝑠 + 1) … (𝜏𝑛 𝑠 + 1)

(4.20)

The multiplying terms of time constants (𝜏1𝑠 + 1)(𝜏2 𝑠 + 1) … (𝜏𝑛 𝑠 + 1) can be
expressed as 𝑏𝑛 𝑠 𝑛 + 𝑏𝑛−1 𝑠 𝑛−1 + ⋯ + 𝑏1 𝑠 + 1, where 𝑏𝑛 represents the products of time
constants.
While it is at the −3dB point, the first-order term 𝑏1 dominates the other terms.
Therefore, the Equation 4.20 can be approximately simplified as Equation 4.21 [6].
V𝑜 (𝑠)
𝑎0
𝑎0
≈
= 𝑛
𝑉𝑖 (𝑠) 𝑏1 𝑠 + 1 (∑𝑖=1 𝜏𝑖 )𝑠 + 1

(4.21)

The radian frequency of this system can be found easily as a reciprocal of the
approximate time constant 𝑏1 , as shown in Equation 4.22.
𝜔ℎ ≈

1
1
= 𝑛
𝑏1 ∑𝑖=1 𝜏𝑖

Four steps can be applied to find the pole (𝜔ℎ ) of the circuit:
1. Keep one of the capacitors in the circuit (𝐶𝑗 )
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(4.22)

2. Open all other capacitors
3. Find resistance (𝑅𝑗 ) across the (𝐶𝑗 )
4. Repeat above steps for another capacitor in the circuit
Finally, the sum of OTC is formed in step 4, as shown in Equation 4.23.
𝜔ℎ ≈
4.4

1
∑𝑚
𝑗=1 𝑅𝑗0 𝐶𝑗

(4.23)

Noise

Noise is an undesired and unavoidable signal that occurs in electronic and RF circuits.
Noise can come in many forms, such as thermal noise, shot noise, and flicker noise [6].
Therefore, it is necessary to differentiate and define how noise is generated so that the
unwanted effects of noise can be minimized to an acceptable degree. Unfortunately, it is
impossible to eliminate noise. Although there are several types of noise, this section
focuses on three major types.
4.4.1

Thermal noise

Thermal noise is random in nature, with no form of prediction [6][13]. This noise is
generated because of the agitation of the charge carriers, which are electrons within an
electrical conductor. The applied voltage does not affect the level of thermal noise
because the charge carriers will only vibrate due to temperature variation. Which means
that the higher the temperature, the higher the agitation, and results in higher thermal
noise level.
Thermal noise is categorized as a white noise that extends over a broad spectrum. The
noise power is proportional to the bandwidth. Therefore, a generalized equation of the
noise voltage within a given bandwidth can be defined as shown in Equation 4.24.
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𝑓2

𝑉𝑛2 = 4𝐾𝑇 ∫ 𝑅 𝑑𝑓

(4.24)

𝑓1

where:
𝑉𝑛 is noise voltage integrated RMS voltage between frequencies 𝑓1 and 𝑓2
𝑅 is resistive component of the impedance (or resistance) Ω
𝑇 is temperature in degrees Kelvin
𝑓1 , 𝑓2 are lower and upper limits of required bandwidth
For most cases, the resistive component of the impedance will remain constant over
the required bandwidth. Therefore, Equation 4.24 can be simplified into Equation 4.25
[6].
𝑉𝑛 = √4𝐾𝑇∆𝑓𝑅

(4.25)

where ∆𝑓 is bandwidth in Hz.
4.4.2

Shot Noise

Shot noise explains the phenomena of discrete movement regarding light and electric
currents. To further understand the concept of shot noise, imagine that a laser pointer
emits light with a stream of discrete photons to create a visible spot on the wall. Billions
of photons are required to have enough brightness to create a spot. However, theses
photons are emitted from the laser at random times causing minute variations through
time. The minute changes may affect the outcome in which the brightness of the laser is
reduced until only a few photons are hitting the wall. This fluctuation in some photons
can be called shot noise [6].
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The same concept is applied to electric currents. The charge carried by electrons in a
circuit also contributes a slight amount of noise. The charges come in discrete bundles
that are discontinuous pulses of current; this phenomenon occurs when an electron hops
an energy barrier. Therefore, shot noise can be observed because of the difference of the
arrival times. Equation 4.26 provides a universal way to explain shot noise [6].
𝐼𝑛2 = 2𝑞𝐼𝐷𝐶 ∆𝑓

(4.26)

where:
𝐼𝑛 is RMS noise current in bandwidth
𝑞 is electronic charge
𝐼𝐷𝐶 is DC current through an energy barrier
∆𝑓 is bandwidth in Hz
4.4.3

Flicker noise

Flicker noise is widely known as pink noise and is a form of noise that exhibits an
inverse frequency power density curve with a characteristic of 1/𝑓. However, there is no
universal mechanism to explain flicker noise. In an electric network, the flicker noise
occurs when there is a variation in the voltage or current, causing the variation of
resistors [6][13].
For an electronic device flicker noise mainly happens at low frequencies and white
noise contributes at high frequencies. The boundary can be set by the corner frequency 𝑓𝑐 ,
as shown in Figure 4-6.
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Figure 4-6 The relationship of white noise, pink noise, and corner frequency 𝑓𝑐 . Adapted
from [6]
In many electronic applications such as RF oscillators, flicker noise dominates the
low-frequency region and the white noise from sources such as shot noise and thermal
noise dominate the high-frequency region. As flicker noise is proportional to the inverse
frequency, the noise equation can be expressed as Equation 4.27 [6].
𝑁2 =

𝐾
∆𝑓
𝑓𝑛

where:
𝑁 is RMS noise signal that can be either voltage or current
𝐾 is empirical parameter that is device specific
𝑛 is exponent that is close to unity
∆𝑓 is bandwidth in Hz
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(4.27)

4.5

Summary

S-parameter is used to determine a circuit’s performance which can be easily seen.
With the bandwidth estimation technique, the circuit designers can make the circuit more
efficient at the operation frequency. However, the noise is an inevitable interference that
must be considered in circuit design.
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Chapter 5
LNA Design Parameters
5.1

Introduction

Based on the RF circuit design theory introduced in Chapter 3 and 4, LNA design
factors will be discussed in this chapter. LNA is the first stage of the front-end receiver
after the antenna; the front-end receiver structure is shown in Figure 5-1[14]. The key
factors of LNA, such as noise figure, gain, and linearity are introduced to understand
what compromises are needed to achieve the goal. It is essential for the BLE front-end
circuit to be equipped with high noise immunity, low-power consumption, and reasonable
gain. The details of the LNA design factors will be elaborated in the following sections.

Figure 5-1 Simplified structure of the front-end receiver network.

5.2

Noise Properties

Measuring noise properties in a network or system is necessary to minimize the noise
issues that are generated from the receiver. One simple solution for this is to ensure that
the receiving signal is strong enough to surpass the noise. Another approach is to
minimize the noise produced by the receiver components. However, a reliable noise

32

measuring method must be established first to address the noise problem. This method
must be accurate and straightforward. Therefore, the noise figure (NF), developed by
Harold Friis in the 1940s [15], was created to determine the noise immunity of a system
in the certain frequency band.
5.2.1

Noise Figure (NF)

There is a myriad of noise types that exist in nature as mentioned in section 4.4; it is
tedious and almost impossible to interpret each noise type in an RF circuit. Therefore, in
a communication system, NF is straightforward and measurable for designers to see the
effect of the noise in a system.
The definition of NF can be shown as Equation 5.1 [15].
𝑁𝐹 = 10 log 𝐹

(5.1)

where 𝐹 is the noise factor.
𝐹 can be simply defined by Equation 5.2 [15].
𝑆𝑖
⁄𝑁
𝑆𝑁𝑅𝑖𝑛
𝑖
𝐹=
=
𝑆𝑁𝑅𝑜𝑢𝑡 𝑆𝑜⁄
𝑁𝑜

(5.2)

where:
𝑆𝑁𝑅 is signal-to-noise ratio
𝑆𝑖 , 𝑆𝑜 are signal level available at input and output
𝑁𝑖 , 𝑁𝑜 are noise level available at input and output
Based on Equation 5.2, Equation 5.1 can be rewritten as Equation 5.3. Simply, NF is
the difference in decibels (dB) between the 𝑆𝑁𝑅𝑖𝑛 and 𝑆𝑁𝑅𝑜𝑢𝑡 .
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𝑁𝐹 = 10 log(

𝑆𝑁𝑅𝑖𝑛
) = 𝑆𝑁𝑅𝑖𝑛,𝑑𝐵 − 𝑆𝑁𝑅𝑜𝑢𝑡,𝑑𝐵
𝑆𝑁𝑅𝑜𝑢𝑡

(5.3)

Ideally, as the received signals go through the network, the 𝑆𝑁𝑅𝑖𝑛 and 𝑆𝑁𝑅𝑜𝑢𝑡 should
be identical. This is because the noise and the desired signal from input are amplified by
the same gain. 𝑆𝑁𝑅𝑖𝑛 and 𝑆𝑁𝑅𝑜𝑢𝑡 will have the same value. Realistically, the receiving
network may generate noise itself by its components and degrade the SNR, as shown in
Equation 5.4 [15]. An additional noise signal (𝑁𝑎 ) and the network gain (𝐺) are added to
rewrite Equation 5.2.
𝑆𝑖
𝑆𝑖
⁄𝑁
⁄𝑁
𝑁𝑎 + 𝐺𝑁𝑖
𝑖
𝑖
𝐹=
=
=
𝑆𝑜
𝐺𝑆𝑖
𝐺𝑁𝑖
⁄𝑁
⁄(𝑁 + 𝐺𝑁 )
𝑜
𝑎
𝑖

(5.4)

Equation 5.4 represents the 𝐹 in terms of input noise (𝑁𝑖 ), network gain (𝐺), and
additional noise (𝑁𝑎 ). Consider that 𝑁𝑖 is dominated by thermal noise. In this case,
Equation 5.4 can be rewritten as Equation 5.5 [15].
𝐹=

𝑁𝑎 + 𝐾𝑇0 𝐵𝐺
𝐾𝑇0 𝐵𝐺

(5.5)

where:
𝐽
𝐾 is 1.38×10−23 ⁄°𝐾 (Boltzmann's constant)
𝑇0 is 290°𝐾 (source temperature proposed by Harold Friis)
𝐵 is network bandwidth (𝐻𝑧)
𝐺 is network gain
As a result, Equation 5.5 defines 𝑁𝑖 as proportional to 𝐵; however, both the numerator
and the denominator have the term 𝐵. Since 𝐵 is present in the numerator and
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denominator it can be cancelled out, resulting in 𝐹 being independent of 𝐵. Equation 5.5
is the standard definition of noise factor according to the Institute of Electrical and
Electronics Engineers (IEEE) [15]. Simply, 𝐹 defines the ratio of the total noise power
output (𝑃𝑛𝑜 ) to the noise power at the input (𝑃𝑛𝑖 ) when the source temperature is 290K, as
shown in Equation 5.6.
𝐹=
5.2.2

𝑃𝑛𝑜
|
𝑃𝑛𝑖 𝑇=290𝐾

(5.6)

Noise Temperature (𝑻𝒆 )

The previous section defines how noise affects a network at the reference source
temperature (𝑇0). However, it is unrealistic for noise effect to always be calculated at a
certain temperature. The temperature variation must be considered as close as possible to
the temperature in a real-life situation to evaluate the noise level. Therefore, the effective
input noise temperature (𝑇𝑒 ) describes the noise performance of a device. Assuming that
𝑇𝑒 is the temperature of an ideal device that provides no noise except for 𝑁𝑎 , the
definition is shown as Equation 5.7 [15].
𝑇𝑒 =

𝑁𝑎
𝐾𝐺𝐵

(5.7)

The Equation 5.7 can be rewritten in terms of 𝐹 as shown in Equation 5.8.
𝑇𝑒 = 𝑇0 (𝐹 − 1)

(5.8)

Even though the NF is a universal way to interpret the noise effect, the source
temperature is fixed at 290 K and is not completely accurate. Equation 5.8 is helpful for
designers to evaluate the system’s performance at the given temperature.
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5.3

Network Gain (𝑮)

Network gain (𝐺) plays an essential role in noise factor as shown in Equation 5.5. The
input power can be presented as 𝐾𝐺𝑇0 𝐵, which represents the available and maximum
power that can be delivered to the load. However, if the network has a considerable input
mismatch, the actual power transferred to the network would be much less than expected.
In this case, any power loss can be explained by the reflection coefficient (Γ𝑖𝑛 , Γ𝑠 , Γ𝑜𝑢𝑡 , Γ𝐿 )
in a 2-port network [15], as shown in Figure 5-2.

Figure 5-2 For a 2-port network, the input and output travelling waves are measured in a
𝑍0 system. The 𝑏1 and 𝑏2 equation are shown in Equation 4.13 and 4.14. Adapted from
[15]
Consider a network with the source and load reflection coefficients Γ𝑠 and Γ𝐿
measured in a Z0 system, as shown in Equation 5.9 and 5.10 (assuming Z0 = 50 Ω in RF
circuits) as shown in Figure 5-3.
Γ𝑠 =

Z𝑠 − Z0
Z𝑠 + Z0

(5.9)

Γ𝐿 =

Z𝐿 − Z0
Z𝐿 + Z0

(5.10)
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Figure 5-3 The reflection coefficients, 𝛤𝑠 and 𝛤𝐿 , are measured separately. Adapted from
[15]
Finding the value of Γ𝑠 and Γ𝐿 is needed to define the Γ𝑖𝑛 and Γ𝑜𝑢𝑡 in terms of Sparameters, Γ𝐿 and Γ𝑠 using Equation 4.13 and 4.14. As a result, the Γ𝑖𝑛 and Γ𝑜𝑢𝑡 can be
expressed as Equation 5.11 and 5.12.
Γ𝑖𝑛 =

𝑏1
𝑆12 𝑆21 Γ𝐿
= 𝑆11 +
𝑎1
1 − 𝑆22 Γ𝐿

(5.11)

Γ𝑜𝑢𝑡 =

𝑏1
𝑆12 𝑆21 Γ𝑠
= 𝑆22 +
𝑎2
1 − 𝑆11 Γ𝑠

(5.12)

The defined parameters and coefficients are used to define the power, transducer,
available gains, and insertion gains that will be introduced in the following sections [15].
5.3.1

Power Gain (𝑮𝒑 )

As shown in Figure 5-4, power gain (𝐺𝑝 ) is defined as the ratio of the power delivered
to the load (𝑃𝐿 ) to the power delivered to the network from the source (𝑃𝑖𝑛 ), as shown in
Equation 5.13 [15].
𝐺𝑝 =

𝑃𝐿
𝑃𝑖𝑛
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(5.13)

Figure 5-4 A 2-port network indicates that the 𝐺𝑝 is obtained from the network input to
the load. Adapted from [15]
The 𝑃𝐿 and 𝑃𝑖𝑛 in Equation 5.13 can be written in terms of Γ𝐿 and Γ𝑖𝑛 as shown in
Equation 5.14 and 5.15 [15].

𝑆 𝑎1

21
Where 𝑏2 = 1−𝑆

22 Γ𝐿

𝑃𝐿 =

1
|𝑏2 |2 (1 − |Γ𝐿 |2 )
2

(5.14)

𝑃𝑖𝑛 =

1
|𝑎 |2 (1 − |Γ𝑖𝑛 |2 )
2 1

(5.15)

, therefore, Equation 5.13 can be expressed as Equation 5.16 [15].
1
1 − |Γ𝐿 |2
2
|
|
𝐺𝑝 =
S
1 − |Γ𝑖𝑛 |2 21 |1 − S22 Γ𝐿 |2

5.3.2

(5.16)

Transducer Gain (𝑮𝒕 )

As shown in Figure 5-5, transducer gain (𝐺𝑡 ) is defined as the ratio of the power
delivered to the load (𝑃𝐿 ) to the maximum power available from the source (𝑃𝑎𝑠 ).
However, there is an interface (𝑀𝑠 ) that is also known as the source mismatch factor
between the source and network input. The 𝑀𝑠 can be defined in Equation 5.17, which is
interpolated to express 𝐺𝑡 , as shown in Equation 5.18 [15].
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𝑀𝑠 =

𝑃𝑖𝑛 (1 − |Γ𝑠 |2 )(1 − |Γ𝑖𝑛 |2 )
=
|1 − Γ𝑠 Γ𝑖𝑛 |2
𝑃𝑎𝑠

(5.17)

𝑃𝐿
𝑃𝐿 𝑃𝑖𝑛
=
= 𝐺𝑝 𝑀𝑠
𝑃𝑎𝑠 𝑃𝑖𝑛 𝑃𝑎𝑠

(5.18)

𝐺𝑡 =

Figure 5-5 A 2-port network indicates that the 𝐺𝑡 is obtained from the source to the load.
Adapted from [15]
Finally, combine Equation 5.17 and 5.18 to obtain Equation 5.19 [15].
1 − |Γ𝑠 |2
1 − |Γ𝐿 |2
2
|𝑆 |
𝐺𝑡 =
|1 − S11 Γ𝑠 |2 21 |1 − Γ𝑜𝑢𝑡 Γ𝐿 |2
5.3.3

(5.19)

Available Gain (𝑮𝒂 )

As shown in Figure 5-6, available gain (𝐺𝑎 ) can be defined as the ratio of the output
network’s available power (𝑃𝑎𝑜 ) and the source’s available power (𝑃𝑎𝑠 ). The interface
between network output and load, also known as load mismatch factor (𝑀𝐿 ), is defined as
Equation 5.20. The 𝑀𝐿 must be considered in 𝐺𝑎 as shown in Equation 5.21 [15].
𝑀𝐿 =

𝑃𝐿
(1 − |Γ𝐿 |2 )(1 − |Γ𝑜𝑢𝑡 |2 )
=
|1 − Γ𝑜𝑢𝑡 Γ𝐿 |2
𝑃𝑎𝑜

𝐺𝑎 =

𝑃𝑎𝑜 𝑃𝐿 𝑃𝑎𝑜 𝐺𝑡
=
=
𝑃𝑎𝑠 𝑃𝑎𝑠 𝑃𝐿
𝑀𝐿
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(5.20)

(5.21)

Figure 5-6 A 2-port network indicates that the 𝐺𝑎 is obtained from the source to the
network output. Adapted from [15]
Finally, combine Equation 5.20 and 5.21 to obtain Equation 5.22 [15].
1 − |Γ𝑠 |2
1
2
|
|
𝐺𝑎 =
𝑆
21
|1 − S11Γ𝑠 |2
1 − |Γ𝑜𝑢𝑡 |2
5.4

(5.22)

Linearity

In addition to noise, gain, and matching network, linearity is an important factor in
LNA design. LNA not only amplifies the signal but also remains as a linear operation.
Furthermore, the LNA must uphold linearity for both weak and strong signals in the
presence of an interfering signal. There are two main design properties of linearity which
are 1-dB compression point (𝑃1𝑑𝐵 ) and third-order intercept Point (𝐼𝑃3) [16]. These
properties will be introduced to improve the LNA design.
5.4.1

1-dB Compression Point (𝑷𝟏𝒅𝑩)

An amplifier has a solid gain at a specific frequency range in which the input and
output power relationship would be linear, as shown in Figure 5-7. The slope represents
the power gain in dBm. As the input power gradually increases, the output power
saturates. At P1dB, the amplifier enters the compression region in which output power
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increases can no longer occur for input power increase. It means that while the strong
signal is received, the amplifier becomes non-linear and produces signal distortion,
harmonics, and potentially intermodulation products [16].

Figure 5-7 The 𝑃1𝑑𝐵 point is the input power that causes the power gain to decrease 1 dB
from the theoretical response. Adapted from [16]
A sinusoid input signal is applied to a non-linear system to explain the P1dB, as shown
in Equation 5.23. The output signal can be presented as Equation 5.24, including cos 𝜔𝑡,
cos 2𝜔𝑡, and cos 3𝜔𝑡 as Equation 5.25 [16].

𝑦(𝑡) =

𝑥(𝑡) = 𝐴 cos 𝜔𝑡

(5.23)

𝑦(𝑡) = 𝛼1 𝐴 cos 𝜔𝑡 + 𝛼2 𝐴2 cos 2 𝜔𝑡 + 𝛼3 𝐴3 cos 3 𝜔𝑡

(5.24)

𝛼2 𝐴 2
3𝛼3 𝐴3
𝛼2 𝐴2
𝛼3 𝐴3
+ (𝛼1 𝐴 +
) cos 𝜔𝑡 +
cos 2𝜔𝑡 +
cos 3𝜔𝑡
2
4
2
4

(5.25)
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In Equation 5.25, the desired signal is cos 𝜔𝑡, others are the byproduct of the input
signal that is also called harmonic distortion [16]. Notice that the sign of 𝛼1 𝛼3 can
change the characteristics of the amplifier. If the 𝛼1 𝛼3 > 0, the entire circuit would be
expansive which means that the output signal will keep increasing with the input signal.
However, this characteristic is not likely to appear in the metal-oxide-semiconductor
field-effect-transistor (MOSFET), unless it is a bipolar junction transistor (BJT), since
MOSFET saturates at a certain point. Therefore, assuming that 𝛼1 𝛼3 < 0, the circuit has
the compressive characteristics that are more suitable for LNA design.
Finally, the definition of 𝑃1𝑑𝐵 is 1dB below expected output power by giving input
signal as shown in Equation 5.26 [16].
3𝛼3 𝐴2
| = 10 log|𝛼1 | − 1𝑑𝐵
10 log |𝛼1 +
4

(5.26)

where:
𝛼1 +

3𝛼3 𝐴2
4

is actual power response

𝛼1 is expected power response

5.4.2

Third-Order Intercept Point (𝑰𝑷𝟑)

Assuming that the input of an amplifier is a sinusoid signal, when the amplifier
becomes non-linear, the output signal will be harmonics such as cos 2𝜔𝑡 and cos 3𝜔𝑡, as
shown in Equation 5.25 [16]. The higher harmonics are not a significant interference
since they are usually not in the bandwidth. However, non-linearity will also produce a
mixing effect of two or more signals.
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If received signals are within the adjacent frequency range, intermodulation products
are produced which can occur within the particular bandwidth, as shown in Figure 5-8
[16]. Specific sum and difference frequencies from the received signal in the adjacent
frequency range are known as intermodulation products. These intermodulation products
cannot be filtered out since they will eventually convert to interfering signals along with
the desired signals. Several approaches such as control of biasing, signal levels, and other
factors ensure the highest possible linearity and significantly reduce the intermodulation
distortion (IMD) products [16].

Figure 5-8 Corruption due to third-order intermodulation. Adapted from [16]
Figure 5-9 shows two input signals 𝑓1 and 𝑓2 occuring within the amplifier bandwidth.
When distortion occurs, new signals 𝑓2 − 𝑓1 and 𝑓2 + 𝑓1 are created. In most cases, these
can be filtered out. However, these signals will also combine with the second, third, and
even higher harmonics to yield a wide range of possibly interfering signals with the
amplifier bandwidth. Most of the complications occur in the third-order products which
are in the frequency range of 2𝑓1 − 𝑓2 and 2𝑓2 − 𝑓1 .
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Figure 5-9 Two input signals, 𝑓1 and 𝑓2 , amplified by an amplifier that produces the
second and third harmonics. Adapted from [16]
Finally, IP3 is defined using the Equation 5.25. In Figure 5-10, the linear portions of
the two gain curves extend so that the first-order (or fundamental) and the third-order
signal will meet at the IP3. The IP3 is where the first-order input is equal to the thirdorder input as shown in Equation 5.27. The corresponding input and output are called the
third-order input intercept point (IIP3) and third-order output intercept point (OIP3) [16].

44

Figure 5-10 The IP3 is a theoretical point at which the third-order distortion signal
amplitudes equal the input signals. Adapted from [16]
3𝛼3 𝑃𝐼𝐼𝑃3 3
| 𝛼1 𝑃𝐼𝐼𝑃3| = |
|
4

(5.27)

We can relocate the 𝑃𝐼𝐼𝑃3 to the left hand side as shown in Equation 5.28.
4 𝛼1
𝑃𝐼𝐼𝑃3 = √ | |
3 𝛼3

(5.28)

Notice that IP3 is a theoretical point that is never achieved in real-world conditions.
However, it is helpful for designers when determining the linearity condition of an
amplifier.
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5.5

Summary

In Chapter 5, three design specifications of LNA are introduced. A successful LNA
must be equipped with high gain, low NF, and high linearity. In section 5.3, different
definitions of gain have been discussed; the critical key to achieve high gain is to have
maximum power transfer. A well-designed input and output matching network are
necessary to achieve the highest possible gain.
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Chapter 6
Schematic Design
6.1

Introduction

In Chapter 6, with all the necessary elements, the physical schematic design will be
presented and simulated in the Cadence ADE with GPDK 45 nm process technology. The
entire LNA circuit will be broken down into five parts: topologies, source degeneration
feedback, input matching network, output matching network, and biasing circuits.
Furthermore, the key performance factors, such as NF, gain, P1dB, and IIP3 will be
shown in Chapter 6 to ensure that the design satisfies the criteria of the BLE front-end
receiver. The specifications of LNA design is listed in Table 1.

Table 1 LNA Design Specifications
Parameters
Power Supply
Power Dissipation
Input and Output Impedance
Gain
NF
IIP3
Based on references [17][18][19][20][21][22]
6.2

Specifications
1-3 V
4-20mW
50 Ω
> 13.4 dB
< 3 dB
> -10 dBm

Topologies Consideration

There are three prevailing LNA topologies, which are common source (CS), common
gate (CG), and cascode. The characteristics of the three topologies are shown in Table 2
[23]. The cascode amplifier is the most popular solution for LNA since it provides the
highest gain over the widest bandwidth with only a slight sacrifice in NF performance
and design complexity. The structure of a cascode amplifier combines a CS stage and a
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CG stage. The CS stage provides the greatest stability which has better sensitivity to
process, temperature variation immunity, power supply, and component variations [23].
Therefore, a cascode amplifier is implemented in the LNA design of the BLE front-end
receiver.

Table 2 Characteristics of CS, CG, and Cascode Topologies
Characteristic
Gain

Moderate

CG
Rises rapidly
with frequency
Lowest

Linearity

Moderate

High

Narrow
Often requires
compensation
Low
Greater

Fairly Broad

Cascode
Slightly higher
than CS
Highest
Potentially
Highest
Broad

Higher

Higher

High
Lesser

High
Lesser

NF

Bandwidth
Stability
Reverse Isolation (S12)
Stability
Based on references [23]

CS
Lowest

There are four function blocks in a cascode LNA. These blocks are source
degeneration feedback, input matching network, biasing circuit, and output matching
network. The schematic can be shown in Figure 6-1. Each block has different
contributions that will be introduced in the following sections.

48

Figure 6-1 Structure of a cascode LNA with four different function blocks

6.3

Source Degeneration Feedback

The source degeneration feedback can be implemented by placing a source inductor
(𝐿𝑠 ) as shown in Figure 6-2 (a). The purpose of the feedback circuit is to acquire the
optimized admitance (𝑌𝑜𝑝𝑡 ) and concurrently converges on input admitance (𝑌𝑖𝑛 ) which
can be shown in the Smith chart in Figure 6-2 (b)[23]. 𝑌𝑜𝑝𝑡 is the input admitance of the
LNA at which the minimum noise factor (𝐹𝑚𝑖𝑛 ) occurs. The value of 𝐿𝑠 must be carefully
designed to avoid instability within the system, which is caused by too much or too little
feedback.
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(a)
(b)
Figure 6-2 (a) Inserting a source inductor as source degeneration feedback. (b) The Smith
chart indicates that the source generation feedback can help optimize admittance 𝑌𝑜𝑝𝑡
simutaneously converge on 𝑌𝑖𝑛 .
The Smith chart can be used to find the minimum noise figure (𝑁𝐹𝑚𝑖𝑛 ) and maximum
gain; however, in a non-ideal case, the maximum gain and 𝑁𝐹𝑚𝑖𝑛 will not occur at the
same impedance state. It is the trade-off between gain and NF in which the designer must
find the balance to satisfy both gain and NF based on the given specification table.
Overall, the source degeneration feedback improves LNA’s linearity and stability in
exchange for some amount of gain.
6.4

Input Matching Network

The main purpose of input matching network is to achieve the maximum power
transfer rate. As mentioned in Chapter 3, the maximum power transfer happens when
impedance matches. The input small-signal model of the LNA is shown in Figure 6-3.
The LNA is connected to a voltage source that simulates the received signals from the
antenna. The source impedance (𝑍𝑠 ), the antenna’s resistance, can be specified as 50 Ω.
Therefore, the LNA’s input impedance (𝑍𝑖𝑛 ), must match the exact 50 Ω in order to
transfer the maximum power to the next stage of the system.
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Figure 6-3 The small-signal model for the LNA
In Figure 6-3, gate inductor (𝐿𝑔 ) is marked as the input matching network. The
designer can choose from a single component to multiple components, such as L-match,
T-match, and π-match for different applications. 𝑍𝑖𝑛 can be expressed as Equation 6.1
[24].
𝑍𝑖𝑛 = 𝑗𝜔(𝐿𝑔 + 𝐿𝑠 ) +

1 1
𝑔𝑚𝐿𝑠
+
𝑗𝜔 𝐶𝑔𝑠
𝐶𝑔𝑠

(6.1)

where:
𝐶𝑔𝑠 is the capacitor between gate and source in CS amplifier
𝐿𝑠 is the source inductor
𝑔𝑚 is the transconductance of CS amplifier
Since the 𝑍𝑖𝑛 is equal to 50 Ω, the imaginary part of the impedance is zero. As a result,
𝐿𝑔 and 𝐿𝑠 can be obtained by Equation 6.2 and 6.3 [24].
𝐿𝑔 =

1
− 𝐿𝑠
+ 𝐶𝑒𝑥 )

𝜔 2 (𝐶𝑔𝑠
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(6.2)

𝐿𝑠 = 𝑍𝑖𝑛

(𝐶𝑔𝑠 + 𝐶𝑒𝑥 )
𝑔𝑚

(6.3)

In Equation 6.2, ω is the operation frequency in which the LNA can reach the best
performance. For the BLE front-end receiver, the center frequency (𝑓𝑐 ) is set as 2.44
GHz. The 𝐶𝑔𝑠 and 𝑔𝑚 can be found by ADE DC analysis. The DC operating points of the
M1 transistor show that the 𝐶𝑔𝑠 is 20.1198 fF and 𝑔𝑚 is 12.2042 ms.
Note that an external capacitor (𝐶𝑒𝑥 ) can be added in parallel to 𝐶𝑔𝑠 to help improve
the linearity and NF in exchange for the gain performance. The drawback of the 𝐶𝑒𝑥 can
be shown in Figure 6-4, Figure 6-5, and Figure 6-6.

Figure 6-4 S-parameter, S21, with 𝐶𝑒𝑥 varying from 0 fF to 900 fF
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Figure 6-5 NF with 𝐶𝑒𝑥 varying from 0 fF to 900 fF

Figure 6-6 P1dB with 𝐶𝑒𝑥 varying from 0 fF to 900 fF
Without an additional 𝐶𝑒𝑥 , the maximum gain is 16.72 dB, NF is 4.124 dB, and P1dB
is -28 dBm. Input matching is a compromise between linearity and gain; however, the
additional 𝐶𝑒𝑥 is needed to satisfy the BLE specifications.
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6.5

Output Matching Network

To design the output circuit, one must know the input impedance of the next stage
(𝑍𝑖𝑛,2 ) and use the maximum power transfer theory to design the output impedance (𝑍𝑜𝑢𝑡 )
in the presented circuit, as shown in Figure 6-7. Assuming that the 𝑍𝑖𝑛,2 is equal to 50 Ω,
not only the real part of the 𝑍𝑜𝑢𝑡 has to be 50 Ω, but also the imaginary part has to be
zero to operate at the resonant frequency. Therefore, the output matching network must
be equipped with resistor (𝑅𝑑 ), inductor (𝐿𝑑 ), and capacitor (𝐶𝑑 ).

Figure 6-7 The output matching network of the LNA
At 𝑓𝑐 = 2.44 GHz, 𝑍𝑜𝑢𝑡 and 𝑍𝑖𝑛,2 are expressed as Equation 6.4. The 𝐶𝑑 and 𝐿𝑑 will
cancel each other out.
𝑍𝑜𝑢𝑡 = 𝑍𝑖𝑛,2 = 𝑅𝑑 = 50 Ω
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(6.4)

The 𝐶𝑑 ranges from 100fF to 1pF while the 𝐿𝑑 is changed according to Equation 6.5.
In Figure 6-8, the effect of the load capacitor, in terms of gain, NF, and linearity do not
change significantly.
𝐿𝑑 =

1
𝜔 2 𝐶𝑑

(6.5)

Figure 6-8 The S-parameter, S22, with 𝐶𝑑 varying from 1 pF to 10 pF
In Figure 6-8, the S22 shows that the output reflection coefficient falls on -42.34 dB,
even the 𝐶𝑑 varies. However, the effective channel of Bluetooth ranges from 2.402 to
2.480 GHz. The 𝐶𝑑 is chosen as 1 pF to have the same selectivity as Bluetooth.
6.6

Biasing Circuit

In BLE design, low energy is essential for the system to have longer operation periods
without charging. The biasing circuit must constrain the power consumption to be close
to 1 mW. In this design, the supply voltage (Vdd) is set as 1V, since there are two
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transistors (CS and CG) that need to be biased. The current mirror is implemented to
constrain the current flow to fix the total current close to 1 mA, as shown in Figure 6-9.

Figure 6-9 The biasing circuit for the LNA design
The M3 and M1 transistors form a current mirror. The 𝐼𝑏𝑖𝑎𝑠 is the reference current
for 𝐼𝐷𝑆 which is the current flow through cascode transistors M1 and M2. The ratio of the
current flow depending on the transistor’s width of M2 and M1. In order to constrain the
power to 1 mW, the 𝐼𝑏𝑖𝑎𝑠 must be properly designed so that M1, M2, and M3 can both
operate in saturation mode. The current equation for 𝐼𝑏𝑖𝑎𝑠 when M3 operates in saturation
mode is shown in Equation 6.6 [25].
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𝐼𝑏𝑖𝑎𝑠 =

1
𝑊3
𝜇𝑛 𝐶𝑜𝑥
(𝑉 − 𝑉𝑡ℎ3)2
2
𝐿 𝑔𝑠3

(6.6)

In Equation 6.6, the 𝑉𝑔𝑠3 must be greater than not only 𝑉𝑡ℎ3 but also 𝑉𝑡ℎ1 to drive the
M3 and M1 both in saturation mode. In order to find the best biasing point, the 𝑊3 was
swept from 1 um to 10 um. The 𝐼𝑏𝑖𝑎𝑠 was applied from 20 uA to 200 uA to observe the
𝑉𝑔𝑠3 which is greater than 𝑉𝑡ℎ3 and 𝑉𝑡ℎ1 , as shown in Figure 6-10. The corresponding
value is shown in Table 3.

Figure 6-10 The 𝑉𝑔𝑠3 with 𝐼𝑏𝑖𝑎𝑠 varying from 20 uA to 200 uA and 𝑊3 varying from 1 um
to 10 um
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Table 3 The Corresponding Values for 𝑉𝑔𝑠3 with Varied 𝐼𝑏𝑖𝑎𝑠 and 𝑊3
Ibias
(uA)
20
40
60
80
100
120
140
160
180
200

Vgs3 (V), 𝐖𝟑 (um)
W3 =1
0.52
0.57
0.61
0.64
0.66
0.68
0.71
0.73
0.75
0.76

W3 =2
0.47
0.52
0.55
0.57
0.59
0.61
0.63
0.64
0.65
0.67

W3 =3
0.45
0.49
0.52
0.54
0.56
0.58
0.59
0.6
0.61
0.62

W3 =4
0.43
0.47
0.5
0.52
0.54
0.55
0.57
0.58
0.59
0.6

W3 =5
0.42
0.46
0.49
0.51
0.52
0.54
0.55
0.56
0.57
0.58

W3 =6
0.41
0.45
0.48
0.49
0.51
0.52
0.53
0.54
0.55
0.56

W3 =7
0.4
0.44
0.47
0.48
0.5
0.51
0.52
0.53
0.54
0.55

W3 =8
0.39
0.43
0.46
0.48
0.49
0.5
0.51
0.52
0.53
0.54

W3 =9
0.39
0.43
0.45
0.47
0.48
0.5
0.51
0.52
0.52
0.53

W3 =10
0.38
0.42
0.44
0.46
0.48
0.49
0.5
0.51
0.52
0.52

DC analysis in Cadence ADE is used to find 𝑉𝑡ℎ3, which varies from 0.51 V to 0.519
V. Additionally, the same method can be applied to find 𝑉𝑡ℎ1 which varies from 0.498 V
to 0.501 V. Therefore, the 𝑉𝑔𝑠3 must be greater than 0.52 V in Table 3, the shaded areas of
the table represent the values that do not satisfy the conditions.
The next step would be the power consumption of the circuit which is set as 1 mW. As
shown in Table 4, the power consumption is greater than 1.1 mW and is presented in the
shaded parts of the table. The shaded area shown in the table will not be considered as
operation points.
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Table 4 The Corresponding Values for Power Consumption of the Circuit with Varied
𝐼𝑏𝑖𝑎𝑠 and 𝑊3
Ibias
(uA)
20
40

W3 =1
1.01
1.77

W3 =2
0.61
1.07

W3 =3
0.45
0.79

60
80
100
120
140
160
180
200

2.46
3.11
3.72
4.31
4.87
5.41
5.93
6.42

1.49
1.88
2.25
2.61
2.96
3.30
3.63
3.95

1.10
1.39
1.67
1.94
2.21
2.46
2.71
2.95

P (mW), 𝐖𝟑 (um)
W3 =4 W3 =5 W3 =6 W3 =7
0.36
0.31
0.27
0.24
0.64
0.54
0.47
0.42
0.89
1.13
1.36
1.58
1.79
2.00
2.21
2.41

0.76
0.96
1.16
1.35
1.53
1.71
1.88
2.05

0.66
0.84
1.01
1.18
1.34
1.50
1.66
1.81

0.59
0.75
0.91
1.06
1.20
1.35
1.49
1.62

W3 =8
0.22
0.39

W3 =9
0.20
0.35

W3 =10
0.19
0.33

0.54
0.69
0.83
0.96
1.10
1.23
1.36
1.48

0.50
0.63
0.76
0.89
1.01
1.13
1.25
1.37

0.46
0.59
0.71
0.83
0.94
1.05
1.16
1.27

Finally, according to Table 3 and Table 4, one must choose a biasing point among all
the eligible points, which are labeled in yellow. The point (𝐼𝑏𝑖𝑎𝑠 = 20 𝑢𝐴, 𝑊3 = 1𝑢𝑚 ) is
chosen since it is closest to the 1 mW power dissipation. In this case, the width of M1 and
M2 were estimated using Equation 6.7. The 𝑊1 and 𝑊2 are given the value of 37.5 um.
𝐼𝐷𝑆 =

1
𝑊1
𝜇𝑛 𝐶𝑜𝑥
(𝑉 − 𝑉𝑡ℎ1 )2
2
𝐿 𝑔𝑠1

59

(6.7)

6.7

Simulation Results

The final schematic is presented, in which the input matching network, source
degeneration feedback, output matching network, and the biasing network are put
together to complete the entire LNA design, as shown in Figure 6-11. The LNA’s
performance is provided in Table 5. Four factors determine the performance, which are
power consumption, gain, NF, and linearity.

Figure 6-11 The schematic of the LNA design
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Table 5 LNA Design Performance
Parameters

Specifications

Power Supply (V)
Power Dissipation (mW)
Gain (dB)
NF/NF min
P1dB (dBm)
IIP3 (dBm)

1
1.01
14.53
0.98/0.56
-17.32
-10.67

The Gain, NF, P1dB, and IIP3 are shown in Figure 6-12, Figure 6-13, Figure 6-14, and
Figure 6-15.

Figure 6-12 The maximum gain of the LNA at 2.44 GHz is 14.53 dB
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Figure 6-13 The NF and NF minimum of the LNA

Figure 6-14 The P1dB of the LNA is -17.3181 dB
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Figure 6-15 The IIP3 of the LNA is -10.6657 dB

6.8

Performance Summary

The comparison of LNA performance is shown in Table 6.
Table 6 LNA Comparison to Other Works
[Ref]
[17]
[18]
[19]
[20]
[21]
[22]
This
Work

Gain
(dB)
22
19.8
15
13.4
20.343
22.1

NF
(dB)
2.5
3
2.2
3
1.98
1.47

IIP3
(dBm)
-10
4.5
1.3
0
5
-8.1

Power
(mW)
12
22.4
7.2
4.5
7.33
11.1

Frequency
(GHz)
2.5
2.4
2.4
2.5
2.4-2.5
2.4

Technology

14.53

0.98

-10.67

1.01

2.44

45 nm

0.35 um
0.35 um
0.25 um
0.25 um
0.13 um
0.18 um

Even though the IIP3 value was relatively lower than other works, the NF was the
lowest. By using the 45 nm technology, the smallest technology was implemented.
Moreover, the power consumption was extremely low among all the applications.
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Chapter 7
Conclusion
7.1

Contribution

A low power LNA design was presented in this thesis for comparison to previous work
[17][18][19][20][21][22]. The design reduced the power consumption to 1.01 mW which
conserved more power for wireless applications. Additionally, the well-designed
matching network for input and output allowed for the LNA to have the lowest NF which
was 0.98 dB, and reasonable gain which was 14.53 dB. Although the gain was not the
highest among previous work [17][18][19][20][21][22], the main goal of reducing power
dissipation was achieved. Additionally, the 45 nm process technology was the smallest
scale used in an LNA design which can save much space in an integrated circuit.
7.2

Future Work

Low-power LNA is the first step of the front-end design. To effectively complete the
BLE front-end receiver, the emphasis of future work should focus on the design of a
balun and a mixer, which are the second and third stages of the circuit. A balun is a circuit
that transforms from a balanced transmission line to an unbalanced transmission line. The
balun’s purpose is that it can be utilized as a phase shifter, balance modulator, and
balance mixer in antenna driving applications [26]. A mixer can provide high conversion
gain and linearity in BLE front-end circuits [27]. With these two designs, we can improve
the current front-end design in terms of gain and linearity.

64

7.3

Summary

This thesis includes an introduction to the key factors of BLE, an overview of the RF
circuit theory, and the LNA design parameters. Each section provides detailed
information and background knowledge to design a BLE front-end circuit. The thesis
aimed for a design with low power dissipation that can be applied to BLE devices. The
LNA circuit gave exceptionally low energy consumption and NF. Depending on different
purposes of the application, the focus of the design can be chosen among power, gain,
NF, and linearity.
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